

REMARKS/ARGUMENTS

A Terminal Disclaimer is submitted herewith with the required fee. The terminal disclaimer overcomes the provisional non-statutory double patenting rejection.

Claims 1-12 are pending.

The Office Action indicated that claims 5 and 11 were neither anticipated nor obvious. Therefore, claim 1 is amended to incorporate the elements of claim 5 and intervening claim 3. Similarly, claim 7 is amended to incorporate the elements of claim 11 and intervening claim 9. As such, claims 3, 5, 9 and 11 are canceled. Claims 4 and 10 are also canceled, in keeping with the amendments to claims 1 and 7, respectively. The claims are amended and canceled without prejudice to pursue the claims in their original form in a continuation application.

The rejections of claims 1, 2, 7 and 8 as anticipated by U.S. Patent No. 6,163,621 to Paik et al., and claims 6 and 12 as obvious over the Paik patent in view of U.S. Patent No. 5,808,677 to Yonemoto and further in view of U.S. Patent No. 5,420,631 to Hamasaki, are respectfully traversed. "To anticipate a claim, the reference must teach every element of the claim." MPEP § 2131. Also, to establish *prima facie* obviousness of a claimed invention, "all the claim limitations must be taught or suggested by the prior art." *In re Royka*, 490 F. 2d 981, 180 USPQ 580 (CCPA 1974); MPEP § 2143.03. In the present case, the prior art fails to meet these standards.

As amended, the claims call for a light sensor circuit comprising a MOS transistor for converting a current flowing in a photo diode into a voltage signal having a logarithmic characteristic in a weak inverse state, and having a control means for discharging a remaining electric charge of a parasitic capacitor of the photo diode by preliminarily changing a drain voltage of the MOS transistor. As described at paragraph [0037] of the specification, the claimed light sensor circuit is capable of initializing itself before detecting a pixel signal V_o by removing an electric charge accumulated in a parasitic capacitor C of the photodiode PD by changing a drain voltage V_D of the transistor $Q1$ to a level lower than normal for a specified period. This enables the light sensor circuit to immediately obtain a voltage signal corresponding to the quantity of incident light L_s at that time even if a sensor current rapidly changed. Thus, the light sensor circuit may not cause an afterglow of the pixel even with a small quantity of incident light L_s .

Eliminating the possibility of occurrence of afterglow of pixels in an image by initializing each light sensor circuit is neither described nor suggested by any of the Paik et al., Yonemoto or Hamasaki references. Because the prior art fails to teach or suggest all claim elements and limitations, claims 1, 2, 6, 7, 8 and 12 are neither anticipated nor obvious.

In view of the foregoing submission, amendment and remarks, Applicants submit that the present application is in condition for allowance. A Notice of Allowance is therefore respectfully requested.

Please charge \$130 to Deposit Account No. 50-0337 in payment of the Statutory Disclaimer fee under 37 CFR § 1.20(d). No other fee is believed due. However, the Commissioner is hereby authorized during prosecution of this application to charge any fees that may be required (except for patent issue fees required under 37 CFR §1.18) or to credit any overpayment of fees to.

Dated: December 1, 2006

Respectfully submitted,

A handwritten signature in dark ink, appearing to read "Miles Yamanaka", followed by a long horizontal flourish line.

Miles Yamanaka
Reg. No. 45,665

FULBRIGHT & JAWORSKI L.L.P
555 South Flower Street , 41st Floor
Los Angeles, CA 90071
(213) 892-9200 – Telephone
(213) 892-9494 – Facsimile

Attachment: Terminal Disclaimer